

10/01/2009
11/16/01

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10015209	11/16/2001	438	7/1	2825	THOMPSON

**APPLICANTS: Hashimoto Eiki;

**CONTINUING DATA VERIFIED:

NONE

** FOREIGN APPLICATIONS VERIFIED:

JAPAN 354306/2000 11/21/2000 VERIFIED

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed

☒ yes ☐ no

35 USC 119 conditions met

☒ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

NEKU 19.181

TITLE : Semiconductor circuit designing apparatus and a semiconductor circuit designing method in which the number of steps in a circuit design and a layout design is reduced

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner			
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drawn	Fig. Drawn
		Print Fig.	
Primary Examiner		Application Examiner	
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)